REGISTER | LOGIN
Breaking News
Comments
Oldest First | Newest First | Threaded View
<<   <   Page 3 / 3
PV-Geek
User Rank
Author
re: TSMC process in trouble, says analyst
PV-Geek   2/11/2012 10:02:44 PM
NO RATINGS
Regardless of the truth of the details, 28nm has been a real challenge, particularly in the initial ramp up phase. This is more sanely evidenced in the increasing amount of DFM activities being pushed to the designer at these nodes. Things like litho checking, smart fill, pattern based checks, and restricted design rule checks have migrated from recommended to required. This is evidence enough that many of the second and third order effects on yield are becoming first order. Strict adherence and effort spent optimizing these DFM issues in the design phase is probably what is causing such different results on different chips. All designs are not the same from a DFM perspective.

<<   <   Page 3 / 3


Like Us on Facebook
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Martin Rowe

Test Tool Finds Ethernet Wiring Errors
Martin Rowe
Post a comment
When my house was renovated several years ago, I had the electrician install network outlets in numerous places, then run the LAN cables to a wiring closet. But he didn't document the ends ...

Martin Rowe

Local Electronics Store Supplies Engineers and Hobbyists
Martin Rowe
5 comments
Rochester, N.Y. — Tucked away in this western New York city known for its optics is Goldcrest Electronics, a local store that's supplied businesses and individuals with electronic ...

Martin Rowe

How to Transform a Technology University (Book Review)
Martin Rowe
1 Comment
The Presiding Genius of the Place by Alison Chisolm. WPI, Worcester, Mass., 234 pp., 2016. Engineers love to discuss, and often criticize, engineering education. They often claim ...

Max Maxfield

Aloha from EEWeb
Max Maxfield
Post a comment
Just a few minutes ago as I pen these words, I posted this blog about this month's Cartoon Punchline Competition over on EEWeb.com.