REGISTER | LOGIN
Breaking News
Comments
Newest First | Oldest First | Threaded View
vmsajja1
User Rank
Author
re: 3-D FPGAs enable silicon convergence
vmsajja1   5/8/2012 2:59:53 PM
NO RATINGS
Altera developed a 4 chip MCM in the 90's with very little success due to availability of tools to wring out efficiencies in the design. It is likely the same problems will be seen with this new package.

sgabriel
User Rank
Author
re: 3-D FPGAs enable silicon convergence
sgabriel   5/7/2012 4:54:47 PM
NO RATINGS
We continue to enhance our Quartus II software to simplify the development of our devices, which includes enhancements that enable the development of 2.5D devices (integrating multiple FPGA die in a package leveraging an interposer). Due to the large number of challenges at all levels of multi-die design, silicon vendors and EDA vendors alike will need to work closely together to develop the next generation of EDA tools.

KB3001
User Rank
Author
re: 3-D FPGAs enable silicon convergence
KB3001   4/29/2012 9:32:32 AM
NO RATINGS
Software remains the big problem as the article rightly points out...

Sanjib.A
User Rank
Author
re: 3-D FPGAs enable silicon convergence
Sanjib.A   4/29/2012 8:23:41 AM
NO RATINGS
How about the development tools? Is Altera planning to come out with a new development tool set as "Vivado Design Suite" of Xilinx to make the development easier for the 3D platform?

R_Colin_Johnson
User Rank
Author
re: 3-D FPGAs enable silicon convergence
R_Colin_Johnson   4/24/2012 11:13:49 PM
NO RATINGS
Yes, that is possible, but the size of the bypass capacitor is often application dependent, as you mentioned. Xilinx for instance has publically state that they may add bypass caps to their silicon interposer.

R_Colin_Johnson
User Rank
Author
re: 3-D FPGAs enable silicon convergence
R_Colin_Johnson   4/24/2012 10:53:31 PM
NO RATINGS
Altera has already started adding MPUs, DSPs, ASICs, ASSPs to its FPGAs making silicon convergence a fait accompli, but Waters point here is that with silicon interposers this ability now has a 3-D platform to take it mainstream.

sharps_eng
User Rank
Author
re: 3-D FPGAs enable silicon convergence
sharps_eng   4/24/2012 7:16:37 PM
NO RATINGS
I don't suppose it would be a cost-effective use of all that 3D space to incorporate the necessary decoupling capacitors? The amount of real estate given to external capacitors 'just in case' is insane; the chip makers know how much capacitance it needs, so fit it insid and let the rest of us use the PCB for something that us actually useful to our app. Yes, I know, if we are pumping the I/O at LF we may need extra caps, credit us with _some_ design skills; what we don't have is PCB space, or indeed the extra layers needed to track past the decoupler arrays.



Like Us on Facebook
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Martin Rowe

Test Tool Finds Ethernet Wiring Errors
Martin Rowe
Post a comment
When my house was renovated several years ago, I had the electrician install network outlets in numerous places, then run the LAN cables to a wiring closet. But he didn't document the ends ...

Martin Rowe

Local Electronics Store Supplies Engineers and Hobbyists
Martin Rowe
5 comments
Rochester, N.Y. — Tucked away in this western New York city known for its optics is Goldcrest Electronics, a local store that's supplied businesses and individuals with electronic ...

Martin Rowe

How to Transform a Technology University (Book Review)
Martin Rowe
1 Comment
The Presiding Genius of the Place by Alison Chisolm. WPI, Worcester, Mass., 234 pp., 2016. Engineers love to discuss, and often criticize, engineering education. They often claim ...

Max Maxfield

Aloha from EEWeb
Max Maxfield
Post a comment
Just a few minutes ago as I pen these words, I posted this blog about this month's Cartoon Punchline Competition over on EEWeb.com.