REGISTER | LOGIN
Breaking News
Comments
de_la_rosa
User Rank
Author
re: Xilinx preps 20-nm IC tape-out
de_la_rosa   1/30/2013 6:35:22 PM
NO RATINGS
I'm really curious how they plan 20nm with DUV Immersion Lithography. Double patterning can provided limited patterns at the 28nm HP. Are they implying plans for triple patterning?? My suspicion is that there is a lot of bluffing going on at the moment.

Kresearch
User Rank
Author
re: Xilinx preps 20-nm IC tape-out
Kresearch   1/31/2013 3:45:23 AM
NO RATINGS
@supersonic76, there are more double patterning layers in 20nm Lithography but no triple in foundry sides.

de_la_rosa
User Rank
Author
re: Xilinx preps 20-nm IC tape-out
de_la_rosa   1/31/2013 4:33:22 PM
NO RATINGS
Its simply not true. For very basic structures (lines and spaces) they may achieve 28 nm with double patterning. Nobody is close to 20nm.

EUV Guy
User Rank
Author
re: Xilinx preps 20-nm IC tape-out
EUV Guy   1/31/2013 6:34:01 PM
NO RATINGS
Memory companies are doing volume manufacturing at 20nm. NAND flash from all major vendors is available at or near 20nm half pitch, achieved with now standard double patterning techniques. Are you referring to Logic ICs exclusively?

de_la_rosa
User Rank
Author
re: Xilinx preps 20-nm IC tape-out
de_la_rosa   1/31/2013 8:52:05 PM
NO RATINGS
Well I actually wasn't aware NAND flash was already produced at 20nm. Amazing how far they pushed DUV immersion! Can EUV ever catch up???? EUV sounds DOA. Xilinx can't use double patterning for their designs. So they are surely stuck at the 32nm node for ever.

resistion
User Rank
Author
re: Xilinx preps 20-nm IC tape-out
resistion   1/31/2013 4:58:51 AM
NO RATINGS
But how long can a company continue to publicly stay at 28 nm?

resistion
User Rank
Author
re: Xilinx preps 20-nm IC tape-out
resistion   2/1/2013 5:19:38 PM
NO RATINGS
Intel started double patterning a lot earlier. Due to pitch too small, their 45 nm diffusion and gate contacts had to be separately done with dry 193 nm, for example. This had to continue at 32 nm with immersion of course.



Like Us on Facebook
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Martin Rowe

Test Tool Finds Ethernet Wiring Errors
Martin Rowe
Post a comment
When my house was renovated several years ago, I had the electrician install network outlets in numerous places, then run the LAN cables to a wiring closet. But he didn't document the ends ...

Martin Rowe

Local Electronics Store Supplies Engineers and Hobbyists
Martin Rowe
5 comments
Rochester, N.Y. — Tucked away in this western New York city known for its optics is Goldcrest Electronics, a local store that's supplied businesses and individuals with electronic ...

Martin Rowe

How to Transform a Technology University (Book Review)
Martin Rowe
1 Comment
The Presiding Genius of the Place by Alison Chisolm. WPI, Worcester, Mass., 234 pp., 2016. Engineers love to discuss, and often criticize, engineering education. They often claim ...

Max Maxfield

Aloha from EEWeb
Max Maxfield
Post a comment
Just a few minutes ago as I pen these words, I posted this blog about this month's Cartoon Punchline Competition over on EEWeb.com.