REGISTER | LOGIN
Breaking News
Comments
Newest First | Oldest First | Threaded View
<<   <   Page 2 / 3   >   >>
Peter Clarke
User Rank
Author
Re: lowest cost?
Peter Clarke   7/17/2013 10:46:50 AM
NO RATINGS
Well Intel has indicated that they  believe 10-nm is the last node for planar NAND flash memory  but they will engineer 3D-NAND with a 40-nm minimum geometry in parallel with the 16-nm NAND generation.

 

We will see

goafrit
User Rank
Author
Re: Blowing past Toshiba/SanDisk
goafrit   7/17/2013 10:46:19 AM
NO RATINGS
Is the innovation in feature size or crafting better circuit architectures? 16nm can help pack more memory in small space which is good but sooner or later we just have to redesign the foundation of transistor to make real progress. After 16nm, maybe 11nm and then we are cut-off with quantum mechanical effects to go lower.

resistion
User Rank
Author
Re: lowest cost?
resistion   7/17/2013 10:28:47 AM
NO RATINGS
This process should be good down to 9-10 nm. Would transistors even work that small?

elctrnx_lyf
User Rank
Author
Re: lowest cost?
elctrnx_lyf   7/17/2013 6:30:24 AM
NO RATINGS
Hopefully the SSD's will become much cheaper in the future.

resistion
User Rank
Author
Re: lowest cost?
resistion   7/16/2013 9:33:34 PM
NO RATINGS
It's pitch quartering by sidewall spacer processing, not four exposures. SK Hynix showed it as well at IEDM 2011.

DMac
User Rank
Staff
Re: lowest cost?
DMac   7/16/2013 8:20:24 PM
NO RATINGS
@resistion- do you think they had to use quadruple patterning to make this part? I have not had any indication that that is the case. I can look into it.

resistion
User Rank
Author
lowest cost?
resistion   7/16/2013 7:04:36 PM
NO RATINGS
 

With quadruple patterning? Figure they need to approach 10 nm to be more cost-effective.

Tom Murphy
User Rank
Author
Re: Not that long ago
Tom Murphy   7/16/2013 4:45:23 PM
NO RATINGS
Tom Mariner:  You're not along, my friend.  I remember those days all too well.  I even remember when we talked about sub-micron as a futuristic goal!

franzChen
User Rank
Author
Impressive
franzChen   7/16/2013 2:49:09 PM
NO RATINGS
It's by QP? How is the die size compared to Samsung's TLC 128Gb NAND?

Tom Mariner
User Rank
Author
Not that long ago
Tom Mariner   7/16/2013 2:13:44 PM
NO RATINGS
Thanks guys for making me feel old! It seems like not that long ago that I was in the Boise Micron plant watching the boats of wafers float overhead and hearing the brags of the engineers that they were "sub micron".

But I am that old -- I can remember us repairing mask or design defects so we could test by "smushing" traces together or apart with a probe needle viewed through an optical microscope.

<<   <   Page 2 / 3   >   >>


Like Us on Facebook
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Martin Rowe

Test Tool Finds Ethernet Wiring Errors
Martin Rowe
Post a comment
When my house was renovated several years ago, I had the electrician install network outlets in numerous places, then run the LAN cables to a wiring closet. But he didn't document the ends ...

Martin Rowe

Local Electronics Store Supplies Engineers and Hobbyists
Martin Rowe
5 comments
Rochester, N.Y. — Tucked away in this western New York city known for its optics is Goldcrest Electronics, a local store that's supplied businesses and individuals with electronic ...

Martin Rowe

How to Transform a Technology University (Book Review)
Martin Rowe
1 Comment
The Presiding Genius of the Place by Alison Chisolm. WPI, Worcester, Mass., 234 pp., 2016. Engineers love to discuss, and often criticize, engineering education. They often claim ...

Max Maxfield

Aloha from EEWeb
Max Maxfield
Post a comment
Just a few minutes ago as I pen these words, I posted this blog about this month's Cartoon Punchline Competition over on EEWeb.com.