REGISTER | LOGIN
Breaking News
Comments
Oldest First | Newest First | Threaded View
Page 1 / 3   >   >>
Peter Clarke
User Rank
Author
Blowing past Toshiba/SanDisk
Peter Clarke   7/16/2013 9:37:15 AM
NO RATINGS
Given that Toshiba/SanDisk's 1Y generation stayed at 19-nm

http://www.eetimes.com/document.asp?doc_id=1280886

This looks likes a win for Intel/Micron planar HKMG memory cell structure.

But of course the proof is in the system-level pudding.

 

Does this put clear water between Micron and its competitors?

DMac
User Rank
Staff
Re: Blowing past Toshiba/SanDisk
DMac   7/16/2013 1:50:40 PM
NO RATINGS
Glen Hawk emphasized the fact that this part is the smallest die size 128Gb NAND available much more than the 16nm process technology. But I agree that given the surprising move by SanDisk/Toshiba to stay at 19nm, Micron's migration down to 16 is impressive and differentiating.

Peter Clarke
User Rank
Author
Re: Blowing past Toshiba/SanDisk
Peter Clarke   7/16/2013 2:12:36 PM
NO RATINGS
Lets see what Samsung and Hynix can do?

Tom Mariner
User Rank
Author
Not that long ago
Tom Mariner   7/16/2013 2:13:44 PM
NO RATINGS
Thanks guys for making me feel old! It seems like not that long ago that I was in the Boise Micron plant watching the boats of wafers float overhead and hearing the brags of the engineers that they were "sub micron".

But I am that old -- I can remember us repairing mask or design defects so we could test by "smushing" traces together or apart with a probe needle viewed through an optical microscope.

franzChen
User Rank
Author
Impressive
franzChen   7/16/2013 2:49:09 PM
NO RATINGS
It's by QP? How is the die size compared to Samsung's TLC 128Gb NAND?

Tom Murphy
User Rank
Author
Re: Not that long ago
Tom Murphy   7/16/2013 4:45:23 PM
NO RATINGS
Tom Mariner:  You're not along, my friend.  I remember those days all too well.  I even remember when we talked about sub-micron as a futuristic goal!

resistion
User Rank
Author
lowest cost?
resistion   7/16/2013 7:04:36 PM
NO RATINGS
 

With quadruple patterning? Figure they need to approach 10 nm to be more cost-effective.

DMac
User Rank
Staff
Re: lowest cost?
DMac   7/16/2013 8:20:24 PM
NO RATINGS
@resistion- do you think they had to use quadruple patterning to make this part? I have not had any indication that that is the case. I can look into it.

resistion
User Rank
Author
Re: lowest cost?
resistion   7/16/2013 9:33:34 PM
NO RATINGS
It's pitch quartering by sidewall spacer processing, not four exposures. SK Hynix showed it as well at IEDM 2011.

elctrnx_lyf
User Rank
Author
Re: lowest cost?
elctrnx_lyf   7/17/2013 6:30:24 AM
NO RATINGS
Hopefully the SSD's will become much cheaper in the future.

Page 1 / 3   >   >>


Like Us on Facebook
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Martin Rowe

Test Tool Finds Ethernet Wiring Errors
Martin Rowe
Post a comment
When my house was renovated several years ago, I had the electrician install network outlets in numerous places, then run the LAN cables to a wiring closet. But he didn't document the ends ...

Martin Rowe

Local Electronics Store Supplies Engineers and Hobbyists
Martin Rowe
5 comments
Rochester, N.Y. — Tucked away in this western New York city known for its optics is Goldcrest Electronics, a local store that's supplied businesses and individuals with electronic ...

Martin Rowe

How to Transform a Technology University (Book Review)
Martin Rowe
1 Comment
The Presiding Genius of the Place by Alison Chisolm. WPI, Worcester, Mass., 234 pp., 2016. Engineers love to discuss, and often criticize, engineering education. They often claim ...

Max Maxfield

Aloha from EEWeb
Max Maxfield
Post a comment
Just a few minutes ago as I pen these words, I posted this blog about this month's Cartoon Punchline Competition over on EEWeb.com.