REGISTER | LOGIN
Breaking News
Comments
Newest First | Oldest First | Threaded View
x_acto
User Rank
Author
More than just hard failures
x_acto   3/13/2014 6:08:15 PM
NO RATINGS
Most PCB and System designers focus on trying to eliminate hard failures and often overlook user induced soft failures. 

Pulse simulator systems for product characterization and qualification techniques were never intended for use by the system design engineer as root-cause analysis and debug tools.

Instead a solution to this problem has adapted EMI/EMC 3D scanning systems in conjunction with injected pulse generator simulators in both "current reconstruction" and transient susceptibility scanning modes to attempt to identify which individual components and nodes actually "feel" the residual and induced transient pulses, how much, and to what effect.

A recent EDN article <http://edn.com/design/test-and-measurement/4427136/Embedded-scanning--The-next-step-in-ESD-detection> takes a look toward the future of ESD scanning/reconstruction technology, including Embedded ESD Scanning.

The author of the article, Jeff Dunnihoo of Pragma Design in Austin, Texas, specializes in interface design and ESD architecture analysis.

Jeff recently presented his EMI/EMC 3D scanning solution to the members and guests of the IEEE Boston Reliability Society and the North East Chapter of the ESD Association.

resistion
User Rank
Author
RC
resistion   3/6/2014 10:44:32 PM
NO RATINGS
Generally understood the capacitor to charge or discharge to steady state value, over a time scale of RC. So it effectively slows down the ESD pulse while also damping it and drawing the current. Also recall, no voltage discontinuities allowed on a capacitor.

millikans drop
User Rank
Author
Re: Low value capacitor
millikans drop   3/6/2014 1:06:15 PM
NO RATINGS
The problem with using capacitors as ESD protection elements is that to have any clamping effectiveness against the ESD pulse, you need a relatively high cap value... >10nF.  Of course, this high of cap will kill the link on higher speed ports (diff pairs).   The other issue is that unless the capacitor is physically large (0805 or larger), the capacitor itself could be damaged by the ESD.  

Measurement.Blues
User Rank
Author
Re: Low value capacitor
Measurement.Blues   3/5/2014 9:05:22 PM
NO RATINGS
Any capacitance will slow the edges of the signal. If you can tolerate that, you may be OK.

_hm
User Rank
Author
Low value capacitor
_hm   3/5/2014 6:39:36 PM
NO RATINGS
If high speed differential has very low value capacitors to gnd, will it help prevent limited energy ESD damage?

 



Like Us on Facebook
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Martin Rowe

Test Tool Finds Ethernet Wiring Errors
Martin Rowe
Post a comment
When my house was renovated several years ago, I had the electrician install network outlets in numerous places, then run the LAN cables to a wiring closet. But he didn't document the ends ...

Martin Rowe

Local Electronics Store Supplies Engineers and Hobbyists
Martin Rowe
5 comments
Rochester, N.Y. — Tucked away in this western New York city known for its optics is Goldcrest Electronics, a local store that's supplied businesses and individuals with electronic ...

Martin Rowe

How to Transform a Technology University (Book Review)
Martin Rowe
1 Comment
The Presiding Genius of the Place by Alison Chisolm. WPI, Worcester, Mass., 234 pp., 2016. Engineers love to discuss, and often criticize, engineering education. They often claim ...

Max Maxfield

Aloha from EEWeb
Max Maxfield
Post a comment
Just a few minutes ago as I pen these words, I posted this blog about this month's Cartoon Punchline Competition over on EEWeb.com.